Space/time tradeoffs in code compression for the tms320c62x processor
Sreejith K Menon
A New Technique for Instruction Encoding in High Performance Architectures