Space/time tradeoffs in code compression for the tms320c62x processor
Priti Shankar
A New Technique for Instruction Encoding in High Performance Architectures