Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse
Trace-driven rapid pipeline architecture evaluation scheme for ASIP design
Proceedings of the 2003 conference on Asia South Pacific design automation - ASPDAC
Proceedings of the 42nd annual conference on Design automation - DAC ’05
Ho Young Kim
Jun Kyoung Kim