Interconnect Optimization Considering Multiple Critical Paths
Accurate estimation of global buffer delay within a floorplan
Non-Hanan routing
groupTime
Proceedings of the 2018 International Symposium on Physical Design - ISPD ’18
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Proceedings of the SIGCHI conference on Human Factors in computing systems - CHI ’06
S.S. Sapatnekar
Huibo Hou
Gi-Joon Nam
Scott R. Klemmer
Gustavo Tellez
Lakshmi Reddy
Doodle around the world