A Methodology and Toolset to Enable SystemC and VHDL Co-simulation
On the Limitations of Power Macromodeling Techniques